|
|
|
set_power_optimization true compile_ultra -gate_clock The tool needs to know your "speed limit." Without constraints, DC will perform a lazy optimization. remove_design -all report_timing > reports/timing.rpt report_area > reports/area.rpt write -format verilog -output results/top_synth.v write_sdf results/top.sdf
|